

Hardware Implementation of Address Register Circuit on VLSI Based FPGA Device

Keshav Kumar
Assistant Professor
University Institute of Computing
Chandigarh University
 Punjab, India
 keshav@gyancity.com

Dr. Anurag Shrivastava
Saveetha School of Engineering
Saveetha Institute of Medical and
Technical Sciences
Saveetha University
 Chennai, Tamilnadu, India
 anuragshri76@gmail.com

Dr. Ajay Rana
Amity University
Greater Noida
Uttar Pradesh, India
 ajay_rana@amity.edu

Bhasker Pant
Department of Computer Science &
Engineering Technical Sciences
Graphic Era Deemed to be University
And Graphic Era Hill University
 Dehradun, Uttarakhand, India
 bhasker.pant@geu.ac.in

Dr. Sandeep Sharma
Department of EC
Lloyd Institute of Engineering &
Technology
 Greater Noida, U.P, India
 dr.sandeep@lloydcollege.in

Dr. Rajesh Bahuguna
Division of Research & Innovation
Uttaranchal University
 Dehradun, Uttarakhand, India
 deanlaw@uttaranchaluniversity.ac.in

Abstract - In this study, we construct an (AR) address register that is responsive to voltage increases. We investigated the power dissipation of an address register using the Xilinx 14.1 ISE tool, and the address register code is written in the Verilog hardware description language. In this research, we employed two FPGAs, one Virtex 4 and one Virtex 5, to investigate the power consumption of AR. We measured the difference in on-chip power required by AR by increasing the voltage from 1.0 V to 2.0 V. We discovered that lowering the voltage reduces power usage. Power consumption is greater for both FPGAs at 2.0 V. Therefore, to initiate the idea of Green Communication (GC) AR should be best suited with Virtex 4 FPGA.

Keywords: *FPGA, Address Register, Power, Voltage, and Green Communication.*

I. INTRODUCTION

The globe is currently confronted with a massive dilemma in the form of an energy crisis. People's demand for natural resources, i.e., non-renewable resources, is fast growing. Overconsumption, overcrowding, and bad infrastructure are the three primary drivers of this energy problem [1]. To guarantee that the planet's natural resources are not wasted, the whole world is moving towards utilizing devices which consumes low power. The devices which consume low power comes under the category of green communication [2]. Green Communication (GC) is the practice of energy resource in such a way that the present need is also fulfilled and future resources also be saved. To achieve the concept of HC in electronics world we need devices which consumes low energy [3]. For consuming low energy Field Programmable Gate Array (FPGA) devices are best suited. FPGA is a electronic devices which is made up of semiconductor materials [4]. These devices can be reprogrammed after their manufacturing. The major components of FPGA devices are shown in fig. 1.




Figure 1 Major Components of FPGA Devices

In this work we are developing an AR that will demand low power in the communication system. Because our AR will require less power, hence there will be less use of power and consequently less use of the planet's natural resources which generates electricity. AR is a memory device which either stores memory or either execute data instruction. AR is also known as Memory Address Register (MAR). The working of AR is shown in fig. 2.




Figure 2. Working of AR

II. LITERATURE WORK

In [5] with the help of FPGA authors have designed the control unit for enhancing the concept of GC. In [6] authors have designed the AR on various families. The FPGA used here are Virtex 6 and Spartan 6. In [7] researchers have implemented low power thermally aware control unit on FPGA devices. In [8] researches have designed a Unicode reader on FPGA device which consumes low amount of power. The power consumption techniques used here is frequency scaling. To promote GC authors have designed the instruction register by using FPGA devices [9]. In [10] LFSR circuit has been implemented by authors on FPGA to promote GC. In [11] researchers have user various FPGA to design a low power UART. In [12] authors have tested the effect of power consumption of UART on distinguished FPGA devices. With the help of impedance matching with IO standards like HSUL and HSTL authors have designed control unit for GC. In [13] by varying the capacitance of output load authors have designed a low power UART on FPGA. In [14] energy efficient transceiver has been

implemented by authors for GC. From the literature work it is observed that very few work has been done to promote GC with AR. Therefore, this work highlights about the implementation of a low power AR is on FPGA device. This low power device is one of the key factors which helps in promoting the concepts of GC.

III. EXPERIMENTAL SETUP

To design the AR in this work two FPGA devices are used such as Virtex 4 and Virtex 5 FPGA. The code of the AR for implementing the AR on FPGA is described in Verilog [15]. For analyzing the power utilization X Power Analyzer is used of Xilinx ISE tool. The technology schematic and the RTL of the AR observed on Xilinx ISE is shown in fig 3 and 4 respectively. The power consumption of the AR is tested for five different values of voltages from 1 V to 2 V for both Virtex 4 and Virtex 5 FPGA devices [16]. The five different values of voltages are such as 1.0 V, 1.25 V, 1.50 V, 1.75 V, 2.0 V.




Figure 3 Technology schematic of AR observed on FPGA.




Figure 4 RTL of AR observed on FPGA

IV. RESULTS

This section will discuss the power utilization of AR on Virtex 4 and Virtex 4 FPGA devices for five different values of voltage.

A. Power Consumption for Virtex 4 Device

The power consumption of AR on Virtex 4 FPGA increases as the value of voltage increase. For 1.0 V it is 1.2 W, for 1.25 V power consumption is 1.23 W, for 1.50 V it is 3.3 W, for 1.75 V it is 5.95 W, and for 2.0 V power consumption it is 6.3 W. The power utilization of AR for Virtex 4 device is shown in table 1 and described in fig 5.

TABLE I. POWER UTILIZATION OF AR ON VIRTEX FPGA

| Voltage (V) | Power (W) |
|-------------|-----------|
| 1.0 | 1.2 |
| 1.25 | 1.23 |
| 1.50 | 3.3 |
| 1.75 | 5.95 |
| 2.0 | 6.3 |




Figure 5. Power utilization of AR on Virtex 4 device

B. Power Utilization for Virtex 5 Device

The power consumption of AR on Virtex 5 FPGA increases as the value of voltage increase. For 1.0 V it is 1.26 W, for 1.25 V power consumption is 1.46 W, for 1.50 V it is 3.39 W, for 1.75 V it is 6.02 W, and for 2.0 V power consumption it is 6.48 W. The power utilization of AR for Virtex 5 device is revealed in table 2 and described in fig 6.

TABLE II. POWER UTILIZATION OF AR ON VIRTEX 5 FPGA

| Voltage (V) | Power (W) |
|-------------|-----------|
| 1.0 | 1.26 |
| 1.25 | 1.46 |
| 1.50 | 3.39 |
| 1.75 | 6.02 |
| 2.0 | 6.48 |




Figure 6. Power consumption of AR on Virtex 5 FPGA

V. OBSERVATION AND DISCUSSION

From the results it is observed that for both FPGA devices the power utilization rises as the voltage value rises. For low voltage, the power utilization is less. The power

utilization is increased for Virtex 5 FPGA as compared to Virtex 4 device which is described in fig 7. Therefore, it is observed that AR will consume low power for Virtex 4 device than Virtex 5 device.




Figure 7. Power comparison for Virtex 5 and Virtex 4 FPGA

VI. CONCLUSION AND FUTURE SCOPE

In this paper, we build an address register (AR) that responds to voltage increases. The Xilinx 14.1 ISE tool was used to study the power fluctuation of an address register, and the address register code was created in the Verilog hardware description language. To evaluate the power consumption of AR, we used two FPGAs, one Virtex 4 and one Virtex 5. By raising the voltage from 1.0 V to 2.0 V, we were able to determine the change in on-chip power required by AR. We noticed that reducing the voltage lowers power consumption. At 2.0 V, power consumption is higher for both FPGAs. Therefore, to initiate the idea of Green Communication (GC) AR should be best suited with Virtex 4 FPGA. This paper discusses how to interface an address register with a Virtex 4 or a Virtex 5 FPGA. However, we may also connect the AR with other FPGAs such as the Cyclone, Artix-7, and Kintex-7, among others, to analyse power. We can also measure the frequency value, current value, and I/O standards to see how the power utilization varies, which will be useful in GC.

REFERENCES

[1] Kumar, K., Kaur, A. and Ramkumar, K.R., 2020, September. Effective Data Transmission with UART on Kintex-7 FPGA. In *2020 12th International Conference on Computational Intelligence and Communication Networks (CICN)* (pp. 492-497). IEEE.

[2] Kumar, K., Ramkumar, K.R. and Kaur, A., 2020, June. A Design Implementation and Comparative Analysis of Advanced Encryption Standard (AES) Algorithm on FPGA. In *2020 8th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO)* (pp. 182-185). IEEE.

[3] Kumar, K., Pandey, B., Bhutto, A., Pandit, A.K. and Baker, Y.A., 2019. Design of Energy Efficient Control Unit and Implementation on High Performance FPGA. *International Journal of Innovative Technology and Exploring Engineering (IJITEE)*, 8(12S2).

[4] Somanshu Choudhary, Keshav Kumar, Bishwajeet Pandey, Teshu Pankhuri, Kamini Simi Bajaj, Yousef A. Baker El-Ebiary "Soil Moisture and Environmental Temperature and Humidity Sensor-Based Data Breaches in IoT Enable Irrigation System Design using Arduino and FPGA" *Gyancity Journal of Engineering and Technology*, Vol.6, No.2, pp. 1-12, July 2020 ISSN: 2456-0065 DOI: 10.21058/gjet.2020.62001.

[5] Bishwajeet Pandey, Keshav Kumar, Aiza Batool Shabeer Ahmad. (2021). "Implementation of power-efficient control unit on ultra-scale FPGA for green communication". *3C Tecnología. Glosas de innovación aplicadas a la pyme*, 10(1), 93-105. <https://doi.org/10.17993/3ctecno/2021.v10n1e37.93-105>.

[6] Pandey, Bishwajeet, Keshav Kumar, Shabeer Ahmad, Amit K. Pandit, Deepa Singh, and D. M. Akbar. "Leakage Power Consumption of Address Register Interfacing with Different Families of FPGA." *International Journal of Innovative Technology and Exploring Engineering (ijitee)* 8, no. 9 Special Issue 2 (2019): 512-514.

[7] Keshav Kumar, Shabeer Ahmad, Bishwajeet Pandey, Amit K. Pandit, and Deepa Singh. "Power Efficient Frequency Scaled and ThermalAware Control Unit Design on FPGA." *International Journal of Innovative Technology and Exploring Engineering (ijitee)* 8, no. 9 Special Issue 2 (2019): 530-533.

[8] Kaur, Amanpreet, Keshav Kumar, Amanpreet Sandhu, Amandeep Kaur, Abhishek Jain, and Bishwajeet Pandey. "Frequency Scaling Based Low Power ORIYA UNICODE READER (OUR) Design ON 40nm and 28nm FPGA." *International Journal of Recent Technology and Engineering (IJRTE)*ISSN: 2277-3878, Volume-7, Issue-6S, March 2019.

[9] Siddiquee, S.M.T, Keshav Kumar, Pandey, Bishwajeet, Kumar, A. (2019). Energy efficient instruction register for green communication. *International Journal of Engineering and Advanced Technology*. 8. 312- 314.

[10] Kumar, K., Malhotra, S., Dutta, R. and Kumar, A., 2021, June. Design of Thermal-Aware and Power-Efficient LFSR on Different Nanometer Technology FPGA for Green Communication. In *2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT)* (pp. 236-240). IEEE.

[11] Keshav Kumar, Amanpreet Kaur, Bishwajeet Pandey, and S. N. Panda. "Low Power UART Design Using Different Nanometer Technology Based FPGA." In *2018 8th International Conference on Communication Systems and Network Technologies (CSNT)*, pp. 1-3. IEEE, 2018.

[12] Keshav Kumar, Amanpreet Kaur, S. N. Panda, and Bishwajeet Pandey. "Effect of Different Nano Meter Technology Based FPGA on Energy Efficient UART Design." In *2018 8th International Conference on Communication Systems and Network Technologies (CSNT)*, pp. 1-4. IEEE, 2018.

[13] Keshav Kumar. and P. Pandey. "HSTL and HSUL I/O Standard Based Energy-Efficient Control Unit Circuit Design on FPGA." (2019). *Gyancity Journal of Electronics and Computer Science*, Vol.4, No.2, pp. 1-7, September 2019 ISSN: 2446-2918. DOI:10.21058/gjeecs.2019.42003.

[14] Keshav Kumar, Bishwajeet Pandey, and DM Akbar Hussain. "Power Efficient UART Design Using Capacitive Load on Different Nanometer Technology FPGA." *Gyancity Journal of Engineering and Technology* 5, no. 2 (2019).

[15] Keshav Kumar, Bishwajeet Pandey, and DM Akbar Hussain. "Effect of Frequency on Energy Efficient Transceiver Design." *Gyancity Journal of Engineering and Technology* 5, no. 2 (2019): 14-18.

[16] Kumar, K., Ramkumar, K.R. and Kaur, A., 2020. A lightweight AES algorithm implementation for encrypting voice messages using field programmable gate arrays. *Journal of King Saud University-Computer and Information Sciences*. 4. Shrivastava, A., Pandit, A.K., Design and performance evaluation of a NoC-based router architecture for MPSoC, *Proceedings - 4th International Conference on Computational Intelligence and Communication Networks, CICN 2012*, pp. 468–472,6375157.

[17] Singh, A.K., Shrivastava, A., Tomar, G.S., Design and implementation of high performance AHB reconfigurable arbiter for on chip bus architecture, *Proceedings - 2011 International Conference on Communication Systems and Network Technologies, CSNT 2011*, pp. 455–459, 5966488.

[18] Shrivastava, A., Tomar, G.S., Singh, A.K., Performance comparison of AMBA bus-based system-on-chip communication protocol, *Proceedings - 2011 International Conference on Communication Systems and Network Technologies, CSNT 2011*, pp. 449–454, 5966487.

- [19] Anurag Shrivastava, A Study on the effects of forced air- cooling enhancements on a 150 W solar photovoltaic thermal collector for green cities, Sustainable Energy Technologies and Assessments,2022, Volume 49 Feb, number 101782, 10.1016/j.seta.2021.101782.
- [20] Shrivastava Anurag, VLSI Implementation of Green Computing Control Unit on Zynq FPGA for Green Communication, Wireless Communication and Mobile Computing, Vol 2021, 4655400,10 pages, 2021, <https://doi.org/10.1155/2021/4655400>.